



#### REVISION HISTORY

<u>Revision</u>	<u>Description</u>	<u>Issue Date</u>
Rev. 1.0	Initial Issue	Apr.12.2007
Rev. 1.1	Revised <b>48-ball 6mm x 8mm TFBGA Package Outline Dimension</b>	May.28.2007
Rev. 1.2	Added I <sub>SB</sub> Spec.	Feb.1.2008
Rev. 1.3	Added SL Spec.	Jul.2.2008
Rev. 1.4	Added I <sub>SB1</sub> /I <sub>DR</sub> values when T <sub>A</sub> = 25°C and T <sub>A</sub> = 40°C Revised <b><u>FEATURES &amp; ORDERING INFORMATION</u></b> <b><u>Lead free and green package available to Green package available</u></b> Added packing type in <b><u>ORDERING INFORMATION</u></b> Deleted T <sub>SOLDER</sub> in <b><u>ABSOLUTE MAXIMUM RATINGS</u></b>	Mar.30.2009
Rev. 1.5	Revised <b><u>ORDERING INFORMATION</u></b> in page 11	Aug.30.2010
Rev. 1.6	Deleted E grade	Apr.12.2011
Rev. 1.7	Deleted <b><u>WRITE CYCLE</u></b> Notes : 1.WE#,CE#, LB#, UB# must be high or CE2 must be low during all address transitions. In page 7	Jun.29.2016

### FEATURES

- Fast access time : 55/70ns
- Low power consumption:  
Operating current : 30/20mA (TYP.)  
Standby current : 5 $\mu$ A (TYP.) LL-version  
1.5 $\mu$ A (TYP.) SL-version
- Single 2.7V ~ 3.6V power supply
- All inputs and outputs TTL compatible
- Fully static operation
- Tri-state output
- Data byte control : LB# (DQ0 ~ DQ7)  
UB# (DQ8 ~ DQ15)
- Data retention voltage : 1.2V (MIN.)
- **Green package available**
- Package : 48-pin 12mm x 20mm TSOP-I  
48-ball 6mm x 8mm TFBGA

### GENERAL DESCRIPTION

The LY62L51316 is a 8,388,608-bit low power CMOS static random access memory organized as 524,288 words by 16 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.


The LY62L51316 is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application.

The LY62L51316 operates from a single power supply of 2.7V ~ 3.6V and all inputs and outputs are fully TTL compatible

### PRODUCT FAMILY




Product Family	Operating Temperature	Vcc Range	Speed	Power Dissipation	
				Standby(I <sub>SB1</sub> ,TYP.)	Operating(I <sub>CC</sub> ,TYP.)
LY62L51316	0 ~ 70°C	2.7 ~ 3.6V	55/70ns	5 $\mu$ A(LL)/1.5 $\mu$ A(SL)	30/20mA
LY62L51316(I)	-40 ~ 85°C	2.7 ~ 3.6V	55/70ns	5 $\mu$ A(LL)/1.5 $\mu$ A(SL)	30/20mA

### FUNCTIONAL BLOCK DIAGRAM



### PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A18	Address Inputs
DQ0 - DQ15	Data Inputs/Outputs
CE#, CE2	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower Byte Control
UB#	Upper Byte Control
Vcc	Power Supply
Vss	Ground

**PIN CONFIGURATION**

**ABSOLUTE MAXIMUM RATINGS\***

PARAMETER	SYMBOL	RATING	UNIT
Voltage on Vcc relative to Vss	V <sub>T1</sub>	-0.5 to 4.6	V
Voltage on any other pin relative to Vss	V <sub>T2</sub>	-0.5 to Vcc+0.5	V
Operating Temperature	T <sub>A</sub>	0 to 70(C grade)	°C
		-40 to 85(I grade)	
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Power Dissipation	P <sub>D</sub>	1	W
DC Output Current	I <sub>OUT</sub>	50	mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.



### TRUTH TABLE

MODE	CE#	CE2	OE#	WE#	LB#	UB#	I/O OPERATION		SUPPLY CURRENT
							DQ0-DQ7	DQ8-DQ15	
Standby	H	X	X	X	X	X	High - Z	High - Z	I <sub>SB</sub> , I <sub>SB1</sub>
	X	L	X	X	X	X	High - Z	High - Z	
	X	X	X	X	H	H	High - Z	High - Z	
Output Disable	L	H	H	H	L	X	High - Z	High - Z	I <sub>CC</sub> , I <sub>CC1</sub>
	L	H	H	H	X	L	High - Z	High - Z	
Read	L	H	L	H	L	H	D <sub>OUT</sub>	High - Z	I <sub>CC</sub> , I <sub>CC1</sub>
	L	H	L	H	H	L	High - Z	D <sub>OUT</sub>	
	L	H	L	H	L	L	D <sub>OUT</sub>	D <sub>OUT</sub>	
Write	L	H	X	L	L	H	D <sub>IN</sub>	High - Z	I <sub>CC</sub> , I <sub>CC1</sub>
	L	H	X	L	H	L	High - Z	D <sub>IN</sub>	
	L	H	X	L	L	L	D <sub>IN</sub>	D <sub>IN</sub>	

Note: H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = Don't care.

### DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP. <sup>4</sup>	MAX.	UNIT		
Supply Voltage	V <sub>CC</sub>		2.7	3.0	3.6	V		
Input High Voltage	V <sub>IH</sub> <sup>1</sup>		2.2	-	V <sub>CC</sub> +0.3	V		
Input Low Voltage	V <sub>IL</sub> <sup>2</sup>		-0.2	-	0.6	V		
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> ≥ V <sub>IN</sub> ≥ V <sub>SS</sub>	-1	-	1	μA		
Output Leakage Current	I <sub>LO</sub>	V <sub>CC</sub> ≥ V <sub>OUT</sub> ≥ V <sub>SS</sub> , Output Disabled	-1	-	1	μA		
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1mA	2.2	2.7	-	V		
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2mA	-	-	0.4	V		
Average Operating Power supply Current	I <sub>CC</sub>	Cycle time = Min. CE# = V <sub>IL</sub> and CE2 = V <sub>IH</sub> I <sub>I/O</sub> = 0mA Other pins at V <sub>IL</sub> or V <sub>IH</sub>	-55	30	40	mA		
			-70	20	30	mA		
	I <sub>CC1</sub>	Cycle time = 1μs CE# ≤ 0.2V and CE2 ≥ V <sub>CC</sub> -0.2V I <sub>I/O</sub> = 0mA Other pins at 0.2V or V <sub>CC</sub> -0.2V	-	4	8	mA		
Standby Power Supply Current	I <sub>SB</sub>	CE# = V <sub>IH</sub> or CE2 = V <sub>IL</sub> Other pins at V <sub>IL</sub> or V <sub>IH</sub>	-	0.15	1	mA		
	I <sub>SB1</sub>	CE# ≥ V <sub>CC</sub> -0.2V or CE2 ≤ 0.2V Other pins at 0.2V or V <sub>CC</sub> -0.2V	LL	-	5	30	μA	
			LLI	-	5	50	μA	
			SL <sup>5</sup>	25°C	-	1.5	5	μA
			SLI <sup>5</sup>	40°C	-	1.5	5	μA
	SL	-	1.5	15	μA			
	SLI	-	1.5	20	μA			

Notes:

- V<sub>IH</sub>(max) = V<sub>CC</sub> + 3.0V for pulse width less than 10ns.
- V<sub>IL</sub>(min) = V<sub>SS</sub> - 3.0V for pulse width less than 10ns.
- Over/Undershoot specifications are characterized, not 100% tested.
- Typical values are included for reference only and are not guaranteed or tested.  
Typical values are measured at V<sub>CC</sub> = V<sub>CC</sub>(TYP.) and T<sub>A</sub> = 25°C
- This parameter is measured at V<sub>CC</sub> = 3.0V

Lyontek Inc. reserves the rights to change the specifications and products without notice.

2F, No.17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.

TEL: 886-3-6668838

FAX: 886-3-6668836

**CAPACITANCE (T<sub>A</sub> = 25°C, f = 1.0MHz)**

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	C <sub>IN</sub>	-	6	pF
Input/Output Capacitance	C <sub>I/O</sub>	-	8	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

**AC TEST CONDITIONS**

Input Pulse Levels	0.2V to V <sub>CC</sub> - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	C <sub>L</sub> = 30pF + 1TTL, I <sub>OH</sub> /I <sub>OL</sub> = -1mA/2mA

**AC ELECTRICAL CHARACTERISTICS**
**(1) READ CYCLE**

PARAMETER	SYM.	LY62L51316-55		LY62L51316-70		UNIT
		MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	t <sub>RC</sub>	55	-	70	-	ns
Address Access Time	t <sub>AA</sub>	-	55	-	70	ns
Chip Enable Access Time	t <sub>ACE</sub>	-	55	-	70	ns
Output Enable Access Time	t <sub>OE</sub>	-	30	-	35	ns
Chip Enable to Output in Low-Z	t <sub>CLZ</sub> *	10	-	10	-	ns
Output Enable to Output in Low-Z	t <sub>OLZ</sub> *	5	-	5	-	ns
Chip Disable to Output in High-Z	t <sub>CHZ</sub> *	-	20	-	25	ns
Output Disable to Output in High-Z	t <sub>OHZ</sub> *	-	20	-	25	ns
Output Hold from Address Change	t <sub>OH</sub>	10	-	10	-	ns
LB#, UB# Access Time	t <sub>BA</sub>	-	55	-	70	ns
LB#, UB# to High-Z Output	t <sub>BHZ</sub> *	-	25	-	30	ns
LB#, UB# to Low-Z Output	t <sub>BLZ</sub> *	10	-	10	-	ns

**(2) WRITE CYCLE**


PARAMETER	SYM.	LY62L51316-55		LY62L51316-70		UNIT
		MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	t <sub>WC</sub>	55	-	70	-	ns
Address Valid to End of Write	t <sub>AW</sub>	50	-	60	-	ns
Chip Enable to End of Write	t <sub>CW</sub>	50	-	60	-	ns
Address Set-up Time	t <sub>AS</sub>	0	-	0	-	ns
Write Pulse Width	t <sub>WP</sub>	45	-	55	-	ns
Write Recovery Time	t <sub>WR</sub>	0	-	0	-	ns
Data to Write Time Overlap	t <sub>DW</sub>	25	-	30	-	ns
Data Hold from End of Write Time	t <sub>DH</sub>	0	-	0	-	ns
Output Active from End of Write	t <sub>OW</sub> *	5	-	5	-	ns
Write to Output in High-Z	t <sub>WHZ</sub> *	-	20	-	25	ns
LB#, UB# Valid to End of Write	t <sub>BW</sub>	45	-	60	-	ns

\*These parameters are guaranteed by device characterization, but not production tested.




### TIMING WAVEFORMS

#### READ CYCLE 1 (Address Controlled) (1,2)



#### READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)




Notes :


1. WE# is high for read cycle.
2. Device is continuously selected OE# = low, CE# = low, CE2 = high, LB# or UB# = low.
3. Address must be valid prior to or coincident with CE# = low, CE2 = high, LB# or UB# = low transition; otherwise  $t_{AA}$  is the limiting parameter.
4.  $t_{CLZ}$ ,  $t_{BLZ}$ ,  $t_{OLZ}$ ,  $t_{CHZ}$ ,  $t_{BHZ}$  and  $t_{OHZ}$  are specified with  $C_L = 5pF$ . Transition is measured  $\pm 500mV$  from steady state.
5. At any given temperature and voltage condition,  $t_{CHZ}$  is less than  $t_{CLZ}$ ,  $t_{BHZ}$  is less than  $t_{BLZ}$ ,  $t_{OHZ}$  is less than  $t_{OLZ}$ .



#### WRITE CYCLE 1 (WE# Controlled) (1,2,4,5,6)




#### WRITE CYCLE 2 (CE# and CE2 Controlled) (1,4,5)





#### WRITE CYCLE 3 (LB#,UB# Controlled) (1,4,5)



Notes :

1. A write occurs during the overlap of a low CE#, high CE2, low WE#, LB# or UB# = low.
2. During a WE# controlled write cycle with OE# low,  $t_{WP}$  must be greater than  $t_{WHZ} + t_{DW}$  to allow the drivers to turn off and data to be placed on the bus.
3. During this period, I/O pins are in the output state, and input signals must not be applied.
4. If the CE#, LB#, UB# low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
5.  $t_{ow}$  and  $t_{whz}$  are specified with  $C_L = 5pF$ . Transition is measured  $\pm 500mV$  from steady state.






**DATA RETENTION CHARACTERISTICS**

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
Vcc for Data Retention	V <sub>D</sub> R	CE# ≥ V <sub>CC</sub> - 0.2V or CE2 ≤ 0.2V	1.2	-	3.6	V		
Data Retention Current	I <sub>D</sub> R	V <sub>CC</sub> = 1.2V CE# ≥ V <sub>CC</sub> - 0.2V or CE2 ≤ 0.2V Other pins at 0.2V or V <sub>CC</sub> - 0.2V	LL	-	2	25	μA	
			LLI	-	2	40	μA	
			SL	25°C	-	1	3	μA
			SLI	40°C	-	1	3	μA
			SL	-	-	1	15	μA
			SLI	-	-	1	20	μA
Chip Disable to Data Retention Time	t <sub>CD</sub> R	See Data Retention Waveforms (below)	0	-	-	ns		
Recovery Time	t <sub>R</sub>		t <sub>RC</sub> *	-	-	ns		


t<sub>RC</sub>\* = Read Cycle Time

**DATA RETENTION WAVEFORM**


**Low Vcc Data Retention Waveform (1) (CE# controlled)**



**Low Vcc Data Retention Waveform (2) (CE2 controlled)**




**Low Vcc Data Retention Waveform (3) (LB#, UB# controlled)**



### PACKAGE OUTLINE DIMENSION

#### 48-pin 12mm x 20mm TSOP-I Package Outline Dimension



#### VARIATIONS (ALL DIMENSIONS SHOWN IN MM)


SYMBOLS	MIN.	NOM.	MAX
A	-	-	1.20
A1	0.05	-	0.15
A2	0.95	1.00	1.05
b	0.17	0.22	0.27
c	0.10	-	0.21
D	19.80	20.00	20.20
D1	18.30	18.40	18.50
E	11.90	12.00	12.10
e	0.50 BASIC		
L	0.50	0.60	0.70
L1	-	0.80	-
Y	-	-	0.10
θ	0°	-	5°

#### NOTES:

1. JEDEC OUTLINE : MO-142 DD
2. PROFILE TOLERANCE ZONES FOR D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.



**48-ball 6mm x 8mm TFBGA Package Outline Dimension**



SYM.	DIMENSION (mm)			DIMENSION (inch)		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	—	—	1.40	—	—	0.055
A1	0.20	0.25	0.30	0.008	0.010	0.012
A2	—	—	1.05	—	—	0.041
b	0.30	0.35	0.40	0.012	0.014	0.016
D	7.95	8.00	8.05	0.313	0.315	0.317
D1	5.25 BSC			0.207 BSC		
E	5.95	6.00	6.05	0.234	0.236	0.238
E1	3.75 BSC			0.148 BSC		
SE	0.375 TYP			0.015 TYP		
SD	0.375 TYP			0.015 TYP		
⊠	0.75 BSC			0.030 BSC		

NOTE:  
 1. CONTROLLING DIMENSION : MILLIMETER.  
 2. REFERENCE DOCUMENT : JEDEC MO-207.



#### ORDERING INFORMATION

Package Type	Access Time (Speed)(ns)	Power Type	Temperature Range(°C)	Packing Type	Lyontek Item No.
48-Pin 12mmx20mm TSOP-I	55	Special Ultra Low Power	0°C~70°C	Tray	LY62L51316LL-55SL
				Tape Reel	LY62L51316LL-55SLT
			-40°C~85°C	Tray	LY62L51316LL-55SLI
				Tape Reel	LY62L51316LL-55SLIT
		Ultra Low Power	0°C~70°C	Tray	LY62L51316LL-55LL
				Tape Reel	LY62L51316LL-55LLT
		-40°C~85°C	Tray	LY62L51316LL-55LLI	
			Tape Reel	LY62L51316LL-55LLIT	
	70	Special Ultra Low Power	0°C~70°C	Tray	LY62L51316LL-70SL
				Tape Reel	LY62L51316LL-70SLT
			-40°C~85°C	Tray	LY62L51316LL-70SLI
				Tape Reel	LY62L51316LL-70SLIT
		Ultra Low Power	0°C~70°C	Tray	LY62L51316LL-70LL
				Tape Reel	LY62L51316LL-70LLT
	-40°C~85°C	Tray	LY62L51316LL-70LLI		
		Tape Reel	LY62L51316LL-70LLIT		



#### ORDERING INFORMATION

Package Type	Access Time (Speed)(ns)	Power Type	Temperature Range(°C)	Packing Type	Lyontek Item No.
48-ball (6mmx8mm) TFBGA	55	Special Ultra Low Power	0°C~70°C	Tray	LY62L51316GL-55SL
				Tape Reel	LY62L51316GL-55SLT
			-40°C~85°C	Tray	LY62L51316GL-55SLI
				Tape Reel	LY62L51316GL-55SLIT
		Ultra Low Power	0°C~70°C	Tray	LY62L51316GL-55LL
				Tape Reel	LY62L51316GL-55LLT
		-40°C~85°C	Tray	LY62L51316GL-55LLI	
			Tape Reel	LY62L51316GL-55LLIT	
	70	Special Ultra Low Power	0°C~70°C	Tray	LY62L51316GL-70SL
				Tape Reel	LY62L51316GL-70SLT
			-40°C~85°C	Tray	LY62L51316GL-70SLI
				Tape Reel	LY62L51316GL-70SLIT
		Ultra Low Power	0°C~70°C	Tray	LY62L51316GL-70LL
				Tape Reel	LY62L51316GL-70LLT
	-40°C~85°C	Tray	LY62L51316GL-70LLI		
		Tape Reel	LY62L51316GL-70LLIT		



**Lyontek Inc.**

**LY62L51316**

Rev. 1.7

**512K X 16 BIT LOW POWER CMOS SRAM**

---

THIS PAGE IS LEFT BLANK INTENTIONALLY.